
MAX5893
12-Bit, 500Msps Interpolating and Modulating
Dual DAC with CMOS Inputs
4
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(DVDD1.8 = AVDD1.8 = 1.8V, AVCLK = AVDD3.3 = DVDD3.3 = 3.3V, modulator off, 2x interpolation, DATACLK input mode, dual-port
mode, 50
double-terminated outputs, external reference at 1.25V, TA = -40°C to +85°C, unless otherwise noted. Typical values are
at TA = +25°C, unless otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Output Propagation Delay
tPD
1x interpolation (Note 4)
2.9
ns
Output Rise Time
tRISE
10% to 90% (Note 5)
0.75
ns
Output Fall Time
tFALL
10% to 90% (Note 5)
1
ns
Output Settling Time
To 0.5% (Note 5)
11
ns
Output Bandwidth
-1dB bandwidth (Note 6)
240
MHz
Passband Width
Ripple < -0.01dB
0.4 x
fDATA
0.604 x fDATA, 2x interpolation
100
0.604 x fDATA, 4x interpolation
100
Stopband Rejection
0.604 x fDATA, 8x interpolation
100
dB
1x interpolation
22
2x interpolation
70
4x interpolation
146
Data Latency
8x interpolation
311
Clock
Cycles
DAC INTERCHANNEL MATCHING
Gain Match
Gain
fOUT = DC - 80MHz, IOUTFS = 20mA
±0.1
dB
Gain-Match Tempco
Gain/°C IOUTFS = 20mA
±0.02
ppm/°C
Phase Match
Phase
fOUT = 60MHz, IOUTFS = 20mA
±0.13
Deg
Phase-Match Tempco
Phase/°C fOUT = 60MHz, IOUTFS = 20mA
±0.006
Deg/°C
DC Gain Match
IOUTFS = 20mA
-0.2
±0.04
+0.2
dB
Channel-to-Channel Crosstalk
fOUT = 50MHz, fDAC = 250MHz, 0dBFS
-90
dB
REFERENCE
Reference Input Range
0.125
1.250
V
Reference Output Voltage
VREFIO
Internal reference
1.14
1.20
1.27
V
Reference Input Resistance
RREFIO
10
k
Reference Voltage Drift
±50
ppm/°C
CMOS LOGIC INPUT/OUTPUT (A11–A0, SELIQ/B11, DATACLK/B10, B9–B0, DATACLK)
Input High Voltage
VIH
0.7 x
DVDD1.8
V
Input Low Voltage
VIL
0.3 x
DVDD1.8
V
Input Current
IIN
±1
±20
A
Input Capacitance
CIN
3pF